Abstract-Based on the active coupled line concept, a novel approach for efficient noise performance modeling of millimeter-wave field-effect transistors is proposed. This distributed model considers the effect of wave propagation along the device electrodes, which can significantly affect the noise performance especially in the millimeter-wave range. By solving the multi-conductor transmission line equations, using the Finite-Difference Time-Domain technique, this procedure can accurately determine the noise correlation matrix of the transistor and then its noise performance.
INTRODUCTION
Efficient noise design of high frequency systems is critically based on accurate noise models of their internal components. As the core of modern communication systems, active devices should be carefully modeled for reliable system design.
In high frequencies, when the device physical dimensions become comparable to the wavelength, the input active transmission line has a different reactance from the output transmission line [1, 2] , exhibiting different phase velocities for the input and output signals. So by increasing the frequency or device dimension the phase cancellation due to the phase velocity mismatching will affect the performance of the device [3] . Thus, a full-wave time-domain analysis involving distributed elements should be considered. However, this type of analysis is highly time consuming [4] [5] [6] [7] , even if different simulation time reduction techniques have been already proposed [8] . As a result, semi-distributed models such as the slice model, easily implemented in CAD routines, become a suitable alternative to overcome this limitation [9, 10] . However, by increasing the frequency, the slice model cannot precisely model the wave propagation effect and phase cancellation phenomena on the electrical performance. Therefore to achieve more accurate design in millimeter-wave applications, one needs to develop a more advanced distributed model.
In this paper, a distributed model is proposed [12] . It includes the effect of wave propagation along the electrodes more accurately than the semi distributed model although the CPU time of this model is a little greater than the slice model. Since a time domain analytical solution does not exist, a numerical approach should be used. Among all the existing methods, the Finite-Difference Time-Domain method (FDTD) was retained as one of the most widely used in this area [7] [8] [9] [10] [11] .
SIGNAL MODELING OF HIGH-FREQUENCY FET
A typical millimeter-wave field effect transistor (FET) is shown in Fig. 1 . It consists on three coupled electrodes (i.e., three active transmission lines). In the lower part of the microwave spectrum, the longitudinal electromagnetic (EM) field is very small in magnitude as compared to the transverse field [10, 12] .
Therefore, a quasi-TEM mode can be considered to obtain the generalized active multi-conductor transmission line equation. An equivalent circuit of a section of the transistor is shown in Fig. 2 . Each segment is represented by a 6-port equivalent circuit which combines a conventional FET small-signal equivalent circuit model with a distributed circuit to account for the coupled transmission line effect of the electrode structure where the all parameters are per unit length. By applying Kirchhoff's current laws to the left loop of the circuit in Fig. 2 with the condition ∆x → 0, we obtain the following system of equations [10, 12] : x along the device width. Also, M ds , M gd , and M gs represent the mutual inductances between drain-source, gate-drain and gatesource, respectively; In the above system, we have an extra unknown parameter, i.e., the gate-source capacitance voltage V g . Therefore, the following equation should be included to complete the system of equations
which can be then reformatted into two matrix equations
NOISE MODELING OF HIGH-FREQUENCY FETS
The transmission line structure, exciting by noise equivalent sources distributed on the conductors as a new noise model of the highfrequency FET is shown in Fig. 3 . 
where Figure 4 . Noise-equivalent voltage and current sources.
Note that vectors v n and j n are the linear density of exciting voltage and current noise sources, respectively. To evaluate the noise sources, we considered a noisy FET subsection with gate width ∆x, as shown in Fig. 4 . Thus, the unit-per-length noise correlation matrix for chain representation of the transistor (CA UPL ) can be deduced as [16] [17] [18] 
where denotes the ensemble average and + the transposed complex conjugate. According to the correlation matrix definition, we can calculate v n and j n knowing (CA UPL ), to completely describe the proposed FET noise model. Indeed, by solving (11), the noise parameters of the transistor can be obtained.
THE FDTD FORMULATION
The FDTD technique was used to solve the above equations. Applications of the FDTD method to the full-wave solution of Maxwell's equations have shown that accuracy and stability of the solution can be achieved if the electric and magnetic field solution points are chosen to alternate in space and be separated by one-half the position discretization, e.g., ∆x/2, and to also be interlaced in time and separated by ∆t/2 [13] [14] [15] . To incorporate these constraints into the FDTD solution of the transmission-line equations, we divided each line into N x sections of length ∆x, as shown in Fig. 5 . Similarly, we divided the total solution time into segments of length ∆t. In order to insure the stability of the discretization process and to insure second-order accuracy, we interlaced the N x + 1 voltage points, V 1 , V 2 , . . . , V N x+1 and the N x current points, I 1 , I 2 , . . . , I N x . Each voltage and adjacent current solution points were separated by ∆x/2. In addition, the time points are also interlaced, and each voltage time point and adjacent current time point were separated by ∆t/2 [19, 20] . Then, (10) can lead to [12] 
Applying the finite difference approximation to (7) gives and where k, m and n are integers. Solving these equations give the required recursion relations
Superposing all the distributed noise sources is equivalent to a summation in (20) and (21) over the gate width for m = 1, . . . , N x +1. Because of its simplicity, the leap-frog method was used to solve the above equations. First the voltages along the line were solved for a fixed time using (20) then the currents were determined using (21). The solution starts with an initially relaxed line having zero voltage and current [13, 14] .
NOISE CORRELATION MATRIX OF TRANSISTOR
To find the noise correlation matrix for admittance representation of the transistor as a noisy six-port active network (as in Fig. 2) , the values of port currents should be determined when they are all assumed short-circuited simultaneously. Equation (20) 
By considering Fig. 3 , this equation requires that we replace ∆x with ∆x/2 only for k = 1 and k = N x + 1. In order to determine the transistor noise parameters, we set the input voltage source as zero (V s = 0) [8, 9] . Referring Fig. 6 , we denoted the currents at the source point (x = 0) as I 0 and at the load point (x = L) as I N x+1 . By substituting this notation into (22) we obtain Figure 5 . Relation between the spatial and temporal discretization to achieve second-order accuracy in the discretization of the derivatives. Similarly, we imposed the terminal constraint at x = L by substituting I N x+1 into (23) as follow:
To determine the currents I 1 and I N x at short-circuited ports (x = 0 and x = L), we set V 1 = V N x+1 = 0. The finite difference approximation of (21) for k = 1 and k = N x can be then written as (26) and (27), respectively.
Replacing I into (26) and (27), respectively, leads to short-circuit currents at input and output terminals.
Finally, the currents of the short-circuited ports can be determined as
The admittance noise correlation matrix of the six-port FET noise model is then equal to
NUMERICAL RESULTS
The proposed approach was used to model a sub micrometer-gate FET transistor (NE710). The device has a 0.3 × 560 µm gate. The input and output nodes were connected to the beginning of the gate electrode and at the end of the drain electrode, respectively. The transistor was biased at V ds = 3 V and I ds = 10 mA [21]. The obtained S-parameters of the transistor over a frequency range of 1-26 GHz from the sliced model, the proposed fully distributed model and measurements are plotted in Fig. 7 . As expected, our distributed model is more close to measurements than the slice model [9] , especially at the upper part of the frequency spectrum, when the device physical dimensions are comparable to the wavelength. This is due to the fact that our fully distributed model is based on the full-wave equation while the slice model is based on an electrical circuit model. Fig. 8 shows the noise figure obtained for three different sets of data.
Thus, the proposed wave analysis can be applied for accurate noise analysis of FET circuits. To further prove the accuracy of the proposed wave approach in noise analysis, our results were successfully compared to measurements as well as to those obtained by the sliced Figure 8 .
Comparison between normalized equivalent noise admittance and noise figure for sliced, fully distributed model and measurements.
model, highlighting the advantage of our model over this later (Fig. 9) . Figs. 10(a) and 10(b) show the minimum noise figure and normalized equivalent noise admittance vs. the transistor gate width, respectively. 
CONCLUSION
A new modeling approach for noise analysis of high frequency transistors was presented. This method can accurately take into account the effect of wave propagation along the device electrodes. The promising model can be applied to solve issues related to simultaneous signal and noise analysis, as well as in modeling traveling wave FETs in which the gate width is much higher than that of a usual FET.
